You can access information on the following Verilog-XL Version 2.7 features:
Copyright © 1990-98 Cadence Design Systems, Inc. All rights reserved.
Printed in the United States of America. Cadence Design Systems,
Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA
Confidentiality Notice No part of this publication may be reproduced
in whole or in part by any means (including photocopying or storage in
an information storage/retrieval system) or transmitted in any form or
by any means without prior written permission from Cadence Design
Systems, Inc. (Cadence). Information in this document is subject to
change without notice and does not represent a commitment on the part
of Cadence. The information contained herein is the proprietary and
confidential information of Cadence or its licensors, and is supplied
subject to, and may be used only by Cadence's customer in accordance
with, a written agreement between Cadence and its customer. Except as
may be explicitly set forth in such agreement, Cadence does not make,
and expressly disclaims, any representations or warranties as to the
completeness, accuracy or usefulness of the information contained in
this document. Cadence does not warrant that use of such information
will not infringe any third party rights, nor does Cadence assume any
liability for damages or costs of any kind that may result from use of
such information.
RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the
Government is subject to restrictions as set forth in subparagraph
(c)(1)(ii) of the Rights in Technical Data and Computer Software
clause at DFARS 252.227-7013.